• 9point6@lemmy.world
    link
    fedilink
    arrow-up
    27
    ·
    1 month ago

    I still don’t know why this architecture went for a Double XOR as the NOP, I guess they were just flexing that the reference chip design could do both in a single cycle